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The problem: 
A phased array antenna system with many elements 
requires an array feed system to provide phase con-
trol. Prior systems have used techniques ranging in 
complexity from a simple phase shifter at each ele-
ment to the use of a sophisticated intermediate fre-
quency method requiring only one phase shifter to 
scan the beam. The advantages of prior intermediate
frequency systems have been offset by disadvantages 
such as: (a) accumulation of phase shift errors which 
is undesirable for large arrays; (b) inherent complex-
ity which increases the manufacturing cost. 
The solution: 
A precise phasing circuit was designed, based upon 
a phase interpolation concept, which would function 
with such systems as "Huggins Scan" or with nearly 
any other phasing system. 
How it's done: 
A fundamental understanding of the proposed 
design scheme can be achieved by considering a linear 
array which is phased by an intermediate frequency 
phase device. Since these devices are quite expensive 
to construct, it is desirable to provide electronic 
circuitry which will enable the device to scan addition-
al antennas. Since the phases are accurately known, 
it is possible to produce an extra set of phased outputs 
of the original phasing device. Each phase line is then 
said to be interpolated between adjacent phases of the 
original phasing device. Two variations of the phase 
interpolation circuit are shown in Figure 1. 
A generalization of this design scheme produces 
not merely a single signal with a phase halfway be-
tween two other phases, but one which splits the in-
terval into N intervals. 
To trace the interpolated signal, consider the two 
adjacent signals S I = cos wt and S2 = cos (wt + 0). 
(Hereafter the notation S 1 = w/Oand 52 = w/Owill 
be used interchangeably with the above.) At the sum 
and difference ports, respectively, of the 180° hyb
Iri dl
 shown in the center of Figure 1A, the signals are VT
 
(S 1 + S2) and \i(S I —S2). If the doublers are ideal, 
then the respective doubler outputs are proportional 
to l/2(S i + S 2 ):2 .and 1/2(Sl1 - S2 ) 2 . The difference 
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term at the output magic tee is NF2S1S2. The corre-
sponding signal at frequency 2w is \tcos (2wt + 0). 
The same processes are repeated to derive the outputs 
at, .the left and right of this one. These signals are: 
vTcos (2wt) and \,+cos (2wt + 20). Thus, it can be 
seen that the circuit of Figure IA does provide three 
output signals of which one has a phase angle midway 
between those of the other two. In the doubler case, 
the frequency and phase difference between the con-
trol signals are both doubled. If this process is repeated 
for each of M elements of a phasing device, the new 
device will phase (2M-1) elements. It should also be 
clear that the procedure may be performed a second 
time in principle and so phase an array of 4M-3 ele-
ments, etc. The circuit of Figure I  performs the same 
function but uses 90° hybrids instead of the 180° hy-
brids of Figure 1A. 
The system does have distinct advantages as com-
pared with the straightforward way of increasing the 
number of phased elements. Its main advantages are 
due to the repetition of these circuits for each element 
in the array, the relative simplicity of the circuits, and 
the accuracy of the phase interpolation. When used
in conjunction with a harmonic generation scheme, 
it may be much cheaper and simpler to build a phasing 
device with only a fraction of the number of phased 
output signals needed for the final array. The number 
of phased output signals needed for the final array 
could be increased by using one or several stages of 
phase interpolation. 
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